Part Number Hot Search : 
MM1671 M52791SP NTE5256A MJ1302A AD2702LD 1N974A ECH8664R 54LS367
Product Description
Full Text Search
 

To Download SY58051U Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  SY58051U ultra-precision cml anygate ? with internal input and output termination precision edge ? anygate and precision edge are regi stered trademarks of micrel, inc. mlf and micro leadframe are registered trademarks of amkor technology, inc. micrel inc. ? 2180 fortune drive ? san jose, ca 95131 ? usa ? tel +1 ( 408 ) 944-0800 ? fax + 1 (408) 474-1000 ? http://www.micrel.com july 2011 m9999-071311u-a hbwhelp@micrel.com or (408) 955-1690 general description the SY58051U is an ultra-fast, low jitter universal logic gate with a guaranteed maximum data or clock throughput of 10.7gbps or 7ghz, respectively. this anygate ? differential logic device will produce many logic functions of two boolean variables, such as and, nand, or, nor, delay, or negation. the SY58051U differential inputs include a unique internal termination design that allows access to the termination network throughout a v t pin. this feature allows the device to easily interface to different logic standards, both ac- and dc-coupled without external resistor-bias and termination networks. the result is a clean, stub-free, low-jitter interface solution. the differential cml output is optimized for environments with internal 50 ? source termination and a 400mv output swing. the SY58051U operates from a 2.5 or 3.3v supply, and is guaranteed over the full industrial temperature range (-40c to +85c). the SY58051U is part of micrel?s precision edge ? product family. all support documentation can be found on micrel?s web site at www.micrel.com . typical application precision edge ? features ? three matched-delay input pair provide any logic function: and, nand, or, nor ? guaranteed ac performance over temperature and ? voltage: ? dc to > 10.7gbps data rate throughput ? dc to > 7ghz clock f max ? <190ps any in-to-out t pd ? t r / t f < 60ps ? ultra low-jitter design: ? <1ps rms random jitter ? <10ps pp deterministic jitter ? <10ps pp total jitter (clock) ? unique input termination and v t pin accepts dc- coupled and ac-coupled inputs (cml, pecl) ? internal 50 ? output source termination ? typical 400mv cml output swing (r in = 50 ? ) ? internal 50 ? input termination ? power supply 2.5v 5% or 3.3v 10% ? ?40 c to 85 c temperature range ? available in a 16-pin (3mm 3mm) qfn ? package applications ? data communication systems ? oc-192, oc192+fec ? all sonet oc-3?oc-768 applications ? all fibre channel applications ? all gige applications
micrel, inc. SY58051U-a july 2011 2 m9999-071311u-a hbwhelp@micrel.com ordering information part number package type operational range package marking SY58051Umg (3) pb-free qfn-16 industrial 051u with pb-free bar-line indicator SY58051Umgtr (2, 3) pb-free qfn-16 industrial 051u with pb-free bar-line indicator or (408) 955-1690
micrel, inc. SY58051U-a july 2011 3 m9999-071311u-a hbwhelp@micrel.com pin configuration 16-pin qfn? (qfn-16) pin description pin number pin name pin function 1 vt input termination center tap: each of the two inputs, (a, /a) terminates to this pin through a50 ? resistor. the vta pin provides a center-tap to a termination network for maximum interface flexibility. see ?input interf ace applications? section for more details. 15, 16 2, 3 a, /a b, /b differential input: these input pairs are the tw o data inputs to the dev ice. each pin of a pair 2, 3 b, /b internally terminates to the vta or vtb pin to 50 ? . note that these inputs will default to an indeterminate state if left open. see ?input interface applications? section for more details. 4 vtb input termination center tap: each of the two inputs, (b, /b) terminates to this pin through a 50 ? resistor. the vtb pin provides a c enter-tap to a termination network for maximum interface flexibility. 5, 6 s, /s differential input: this input pair is the select input to the device. each pin of this pair internally terminates to the vts pin to 50 ? . note that this in put will default to an indeterminate state if left open. see ?input interface applications? section for more details. 7 vts input termination center tap: ea ch of the two inputs, s, /s terminates to this pin. the vts pin provides a center-tap to a terminatio n network for maximum interface flexibility. 8, 13 vcc positive power supply. bypass with 0.1f0.01f low esr capacitors. 12, 9 q, /q differential output: this cml output pair is t he output of the device. it is a logic function of the a, b, and s inputs. se e ?truth tables? for details. 10, 11, 14 gnd ground. exposed pad must be connected to the same potential as gnd pin. or (408) 955-1690
micrel, inc. u-a sy58051 july 2011 4 m9999-071311u-a hbwhelp@micrel.com truth tables a /a b /b s /s q /q 0 1 x x 0 1 0 1 1 0 x x 0 1 1 0 x x 0 1 1 0 0 1 x x 1 0 1 0 1 0 and/nand a b b ? q () " ? /q l l l l h l h l l h l l h l h l h h h l or/nor a b b ? q ( ) + /q l h l l h h h l h l l h h h l h h h h l delay/negation a b s q /q l h s s l h h l delay/negation a b s q /q l h h h l h h l 2:1 mux s q /q l h a b b a or (408) 955-1690
micrel, inc. SY58051U-a july 2011 5 m9999-071311u-a hbwhelp@micrel.com absolute maximum ratings (1) supply voltage (v cc )....................................... ? 0.5 to +4.0v input voltage (v in ) .............................................-0.5v to v cc cml output voltage (v out )......... v cc to -1.0v to v cc +0.5v termination current (3) source or sink current on v ta , v tb , v ts ................60ma input current source or sink current on a, /a, b , /b, s, /s .........30ma lead temperature (solderi ng, 20 sec.).................... +260c storage temperature (t s .).........................-65c to +150c operating ratings (2) supply voltage (v cc )....................... +2.375v to +2.625v or +3.0c to +85c ambient temperature (t a ) ..................... ? 40c to +85c package thermal resistance (4) pdip ( ja ) still-air .................................................... 61c/w qfn ( jb )............................................................ 38c/w dc electrical characteristics (5) ta = ?40c to +85c, unless otherwise noted. or (408) 955-1690 no tes: 1. permanent device damage may occur if the ratings in the ?absol ute maximum ratings? section are exceeded. this is a stress ra ting only and functional operation is not impli ed for conditions other than those detailed in t he operational sections of this data sheet. ex posure to absolute maximum ratings conditions for extended pe riods may affect device reliability. 2. the data sheet limits are not guaranteed if the device is operated beyond the operating ratings. 3. due to the limited drive capability use for input of the same package only. 4. package thermal resistance assumes exposed pad is soldered (o r equivalent) to the devices most negative potential on the pcb . jb uses 4-layer ja n still-air, unless otherwise stated. 5. the circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been establishe d. 6. due to the internal termination (see figure 1a) the i nput current depends on the applied voltages at a, /a and v ta inputs, the b, /b and v tb inputs or the s, /s and v ts inputs. do not apply a combination of voltages that causes the input current to exceed the maximum limit. symbol parameter condition min. typ. max. units v cc power supply v cc = 2.5v. v cc = 3.3v. 2.375 3.0 2.5 3.3 2.625 3.6 v v i cc power supply current no load, max. v cc . 55 70 ma r diff_in differential input resistance (a-to/a, b-to-/b or s-to/s) 80 100 120 ? r in input resistance (a-to-v ta , b-to-v tb or s-to-v ts ) 40 50 60 ? v ih input high voltage (a, /a or b, /b or s, /s) note 6 1.2 v cc v v il input low voltage (a, /a or b, /b or s, /s) note 6 0 v ih -0.1 mv v in input voltage swing (a, /a or b, /b or s, /s) note 6 see figure 2a. 100 mv v diff_in differential input voltage swing ? a-, /a ? or ? b-, /b ? or s-, /s ? note 6 see figure 2b. 200 mv ? ? in ? input current (a, /a or b, /b or s, /s) note 6 21 ma
micrel, inc. SY58051U-a july 2011 6 m9999-071311u-a hbwhelp@micrel.com cml electrical characteristics (5) v cc = 2.5v 5% or 3.3v 10%; r l =100 ? across output pair or equivalent; t a = -40c to +85c; unless otherwise noted. symbol parameter condition min. typ max units v ch output high voltage q, /q v cc? 0.020 v cc 3.6 v v out output voltage swing q, /q see figure 2a. 325 400 500 mv v diff_out differential output voltage swing q, /q see figure 2b. 650 800 1000 mv r out output source impedance q, /q 40 50 60 ? ac electrical characteristics (8) v cc = 2.5v 5% or 3.3v 10%; r l =100 ? across output pair or equivalent; t a = -40c to +85c; unless otherwise noted. symbol parameter condition min typ max units f max maximum operating frequency clock nrz data 10.7 7 ghz gbps t pd propagation delay any input (a, b, s)-to-q 70 190 ps t skew part-to-part skew note 9 100 ps data random jitter (rj) note 10 1 ps rms deterministic jitter (dj) note 11 10 ps pp clock cycle-to-cycle jitter (rj) note 12 1 ps rms t jitter total jitter (tj) note 13 10 ps pp t r, t f output rise/fall times (20% to 80%) at full output swing. 20 60 ps no tes: 7. the circuit is designed to meet the dc specifications shown in the above table after thermal equilibrium has been establishe d. 8. measured with 100mv input swing. see ?timing diagrams? sect ion for definition of parameters. high-frequency ac parameters ar e guaranteed by design and characterization. 9. skew is defined for two parts with identical power supply volt ages at the same temperature and with no skew of the edges at the respective inputs. 10. random jitter is measured with a k28.7 comma dete ct character pattern, measured at 2.5gbps/3.2gbps. 11. deterministic jitter is measured at 2.5gbps/3.2gbps with both k28.5 and 2 23 ?1 prbs pattern. 12. cycle-to-cycle jitter definition: the va riation of periods between adjacent cycles, t n ?t n?1 where t is the time between rising edges of the output signal. 13. total jitter definition: with an ideal clock input of frequency f max , no more than one output edge in 10 12 output edges will deviate by more than the specified peak-to-peak jitter value . or (408) 955-1690
micrel, inc. SY58051U-a july 2011 7 m9999-071311u-a hbwhelp@micrel.com functional block diagram or (408) 955-1690
micrel, inc. SY58051U-a july 2011 8 m9999-071311u-a hbwhelp@micrel.com timing diagram input and output stage internal termination figure 1a. simplified differential input stage figure 1b. simplified differential output stage or (408) 955-1690
micrel, inc. SY58051U-a july 2011 9 m9999-071311u-a hbwhelp@micrel.com definition of single-ended and differential swings figure 2a. single-ended swing figure 2b. differential swing or (408) 955-1690
micrel, inc. SY58051U-a july 2011 10 m9999-071311u-a hbwhelp@micrel.com typical operating characteristics or (408) 955-1690
micrel, inc. SY58051U-a july 2011 11 m9999-071311u-a hbwhelp@micrel.com functional characteristics or (408) 955-1690
micrel, inc. SY58051U-a july 2011 12 m9999-071311u-a hbwhelp@micrel.com input interface applications figure 3a. static input level figure 3b. lvds interface (dc-coupled) figure 3c. cml interface (dc-coupled) figure 3d. cml interface (ac-coupled) figure 3e. pecl interface (dc-coupled) figure 3f. pecl interface (ac-coupled) related product and su pport documentation part number function data sheet link sy58016l 3.3v 10gbps differential cml line driver/receiver with internal termination http://www.micrel.com/product-info/products/sy58016i.shtml 10gbps clock/data retimer with 50 ? input termination sy58052u www.micrel.com/product-info/products/sy58052u.shtml qfn ? application note www.amkor.com/products/notes _papers/mlf_appnote_0902.pdf new products and applications hbw solutions www.micrel.com/product-info/products/solutions.shtml or (408) 955-1690
micrel, inc. SY58051U-a 16-pin micro leadframe ? (mlf-16) pcb thermal consideration for 16-pin qfn? package (always solder, or equivalent, the exposed pad to the pcb) july 2011 13 m9999-071311u-a hbwhelp@micrel.com or (408) 955-1690 micrel, inc. 2180 fortune drive san jose, ca 95131 usa tel +1 (408) 944-0800 fax +1 (408) 474-1000 web http://www.micrel.com micrel makes no representations or warranties with respect to t he accuracy or completeness of the information furnished in this data sheet. this information is not intended as a warranty and micrel does not assume responsibility for it s use. micrel reserves the right to change circuitry, specifications and descriptions at any time without notice. no license, whether expre ss, implied, arising by estoppel or other wise, to any intellectual property rights is granted by this document. except as provided in micrel?s terms and conditions of sale for such products, mi crel assumes no liability whatsoever, and micrel disclaims any express or implied warranty relating to the sale and/or use of micrel products including l iability or warranties relating to fitness for a particular purpose, merchantability, or infringement of an y patent, copyright or other intellectual p roperty right. micrel products are not designed or authori zed for use as components in life support app liances, devices or systems where malfu nction of a product reasonably be expected to result in pers onal injury. life support devices or system s are devices or systems that (a) are in tended for surgical impla into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significan t injury to the user. a purchaser?s use or sale of micrel produc ts for use in life support app liances, devices or systems is a purchaser?s own risk and purchaser agrees to fully indemnify micrel for any damages resulting from such use or sale. can nt ? 2011 micrel , in cor p orated.


▲Up To Search▲   

 
Price & Availability of SY58051U

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X